

## P-Channel Enhancement Mode Power MOSFET

### Description

The HM60P06 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge .This device is well suited for high current load applications.

### General Features


- $V_{DS} = -60V, I_D = -60A$
- $R_{DS(ON)} < 17m\Omega @ V_{GS} = -10V$
- High density cell design for ultra low  $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

### Application


- Load switch

**100% UIS TESTED!**

**100%  $\Delta V_{ds}$  TESTED!**



Schematic diagram



Marking and pin assignment



TO-220-3L top view

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM60P06	HM60P06	TO-220-3L	-	-	-

### Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-60	A
Drain Current-Continuous( $T_c=100^\circ C$ )	$I_D (100^\circ C)$	-42	A
Pulsed Drain Current	$I_{DM}$	-180	A
Maximum Power Dissipation	$P_D$	95	W
Derating factor		0.76	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	$E_{AS}$	722	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

### Thermal Characteristic

Thermal Resistance, Junction-to-Case(Note 2)	R <sub>θJC</sub>	1.31	°C/W
--	------------------	------	------

### Electrical Characteristics ( $T_c=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-60V, V <sub>GS</sub> =0V	-	-	-1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-1.0		-3.0	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-17A	-	-	17	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-10V, I <sub>D</sub> =-10A	-	25	-	S
<b>Dynamic Characteristics (Note4)</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =-25V, V <sub>GS</sub> =0V, F=1.0MHz	-	6460	-	PF
Output Capacitance	C <sub>oss</sub>		-	719	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	535	-	PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =-30V, R <sub>L</sub> =1.5Ω, V <sub>GS</sub> =-10V, R <sub>G</sub> =3Ω	-	15	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	17	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	40	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	45	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-30, I <sub>D</sub> =-10A, V <sub>GS</sub> =-10V	-	75	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	16	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	19	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =-10A	-		-1.2	V
Diode Forward Current (Note 2)	I <sub>S</sub>		-	-	-20	A
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25°C, IF = - 10A di/dt = -100A/μs(Note3)	-	50	-	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	59	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

### Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. E<sub>AS</sub> condition: T<sub>J</sub>=25°C, V<sub>DD</sub>=-20V, V<sub>G</sub>=-10V, L=1mH, R<sub>G</sub>=25Ω, I<sub>AS</sub>=38A

### Test Circuit


#### 1) E<sub>AS</sub> Test Circuit



#### 2) Gate Charge Test Circuit



#### 3) Switch Time Test Circuit



### Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson-Drain Current




Figure 6 Source-Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 BV<sub>DSS</sub> vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 ID Current Derating vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

TO-220-3L Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.400	4.600	0.173	0.181
A1	2.250	2.550	0.089	0.100
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
c	0.330	0.650	0.013	0.026
c1	1.200	1.400	0.047	0.055
D	9.910	10.250	0.390	0.404
E	8.9500	9.750	0.352	0.384
E1	12.650	12.950	0.498	0.510
e	2.540 TYP.		0.100 TYP.	
e1	4.980	5.180	0.196	0.204
F	2.650	2.950	0.104	0.116
H	7.900	8.100	0.311	0.319
h	0.000	0.300	0.000	0.012
L	12.900	13.400	0.508	0.528
L1	2.850	3.250	0.112	0.128
V	7.500 REF.		0.295 REF.	
Φ	3.400	3.800	0.134	0.150