

N-Channel Enhancement Mode Power MOSFET

DESCRIPTION

The HM1404D uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

GENERAL FEATURES


- $V_{DS} = 40V, I_D = 200A$
- $R_{DS(ON)} < 4m\Omega @ V_{GS}=10V$ (Typ:3.3m Ω)
- Special process technology for high ESD capability
- High density cell design for ultra low R_{dson}
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application


- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply

100% UIS TESTED!


100% ΔV_{ds} TESTED!



Schematic diagram



Marking and pin assignment



.TO-263-2L to p view

Package Marking And Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM1404D	HM1404D	TO-263-2L	-	-	-

Absolute Maximum Ratings ($TC=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	200	A
Drain Current-Continuous($T_C=100^{\circ}C$)	$I_D (100^{\circ}C)$	140	A
Pulsed Drain Current	I_{DM}	790	A
Maximum Power Dissipation	P_D	260	W

Derating factor		1.73	W/°C
Single pulse avalanche energy (Note 5)	E _{AS}	1500	mJ
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 To 175	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	R _{θJC}	0.58	°C/W
-----------------------------------------------	------------------	------	------

Electrical Characteristics (TC=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	40	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =40A	-	3.3	4.0	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =40A	60	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C _{iss}	V _{DS} =30V, V _{GS} =0V, F=1.0MHz	-	9000	-	PF
Output Capacitance	C _{oss}		-	880	-	PF
Reverse Transfer Capacitance	C _{rss}		-	520	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =30V, I _D =1A V _{GS} =10V, R _{GEN} =2.5Ω	-	21	-	nS
Turn-on Rise Time	t _r		-	37	-	nS
Turn-Off Delay Time	t _{d(off)}		-	75	-	nS
Turn-Off Fall Time	t _f		-	40	-	nS
Total Gate Charge	Q _g	V _{DS} =30V, I _D =30A, V _{GS} =10V	-	170	-	nC
Gate-Source Charge	Q _{gs}		-	36	-	nC
Gate-Drain Charge	Q _{gd}		-	56	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =20A	-	-	1.2	V
Diode Forward Current (Note 2)	I _S	-	-	-	200	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, IF = 40A di/dt = 100A/μs (Note 3)	-	47.5	-	nS
Reverse Recovery Charge	Q _{rr}		-	66.3	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: T_j=25°C, V_{DD}=30V, V_G=10V, L=0.5mH, R_g=25Ω

Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 Power De-rating





Figure 11 Normalized Maximum Transient Thermal Impedance



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.470	4.670	0.176	0.184
A1	0.000	0.150	0.000	0.006
B	1.170	1.370	0.046	0.054
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
c	0.310	0.530	0.012	0.021
c1	1.170	1.370	0.046	0.054
D	10.010	10.310	0.394	0.406
E	8.500	8.900	0.335	0.350
e	2.540 TYP.		0.100 TYP.	
e1	4.980	5.180	0.196	0.204
L	15.050	15.450	0.593	0.608
L1	5.080	5.480	0.200	0.216
L2	2.340	2.740	0.092	0.108
L3	1.300	1.700	0.051	0.067
V	5.600 REF		0.220 REF	