

## N-Channel Enhancement Mode Power MOSFET

### Description

The HM40N06D uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

### General Features


- $V_{DS} = 60V, I_D = 40A$
- $R_{DS(ON)} < 11.5m\Omega @ V_{GS}=10V$  (Typ:9.1m $\Omega$ )
- High density cell design for ultra low  $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

### Application


- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible Power Supply

**100% UIS TESTED!**

**100%  $\Delta V_{ds}$  TESTED!**



Schematic diagram



Marking and pin assignment

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM40N06D	HM40N06D	DFN5X6-8L	-	-	-

### Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	40	A
Drain Current-Continuous( $T_c=100^\circ C$ )	$I_D (100^\circ C)$	28	A
Pulsed Drain Current	$I_{DM}$	120	A
Maximum Power Dissipation	$P_D$	55	W
Derating factor		0.73	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	$E_{AS}$	450	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

### Thermal Characteristic

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	1.36	$^\circ C/W$
--	-----------------	------	--------------

**Electrical Characteristics ( $T_c=25^\circ\text{C}$  unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	60	68	-	V
Zero Gate Voltage Drain Current	$\text{I}_{\text{DSS}}$	$\text{V}_{\text{DS}}=60\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
Gate-Body Leakage Current	$\text{I}_{\text{GSS}}$	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	$\pm100$	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	2	3	4	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=30\text{A}$	-	9.1	11.5	$\text{m}\Omega$
Forward Transconductance	$\text{g}_{\text{FS}}$	$\text{V}_{\text{DS}}=25\text{V}, \text{I}_D=30\text{A}$	20	-	-	S
<b>Dynamic Characteristics (Note4)</b>						
Input Capacitance	$\text{C}_{\text{iss}}$	$\text{V}_{\text{DS}}=25\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$	-	2350	-	PF
Output Capacitance	$\text{C}_{\text{oss}}$		-	237	-	PF
Reverse Transfer Capacitance	$\text{C}_{\text{rss}}$		-	205	-	PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$\text{V}_{\text{DD}}=30\text{V}, \text{I}_D=2\text{A}, \text{R}_L=15\Omega$ $\text{V}_{\text{GS}}=10\text{V}, \text{R}_G=2.5\Omega$	-	16	-	nS
Turn-on Rise Time	$t_r$		-	10	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	45	-	nS
Turn-Off Fall Time	$t_f$		-	12	-	nS
Total Gate Charge	$\text{Q}_g$	$\text{V}_{\text{DS}}=30\text{V}, \text{I}_D=30\text{A},$ $\text{V}_{\text{GS}}=10\text{V}$	-	50	-	nC
Gate-Source Charge	$\text{Q}_{\text{gs}}$		-	12	-	nC
Gate-Drain Charge	$\text{Q}_{\text{gd}}$		-	16	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	$\text{V}_{\text{SD}}$	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_s=30\text{A}$	-	-	1.2	V
Diode Forward Current (Note 2)	$\text{I}_s$		-	-	40	A
Reverse Recovery Time	$t_{\text{rr}}$	$\text{T}_J = 25^\circ\text{C}, \text{IF} = 40\text{A}$ $d\text{i}/dt = 100\text{A}/\mu\text{s}$ (Note3)	-	28		nS
Reverse Recovery Charge	$\text{Q}_{\text{rr}}$		-	49		nC
Forward Turn-On Time	$t_{\text{on}}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. E<sub>AS</sub> condition :  $\text{T}_J=25^\circ\text{C}, \text{V}_{\text{DD}}=30\text{V}, \text{V}_{\text{G}}=10\text{V}, \text{L}=0.5\text{mH}, \text{R}_G=25\Omega$

### Test Circuit


#### 1) E<sub>AS</sub> test Circuit



#### 2) Gate charge test Circuit



#### 3) Switch Time Test Circuit



### Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9  $BV_{DSS}$  vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10  $V_{GS(th)}$  vs Junction Temperature






Figure 11 Normalized Maximum Transient Thermal Impedance

DFN5X6-8L Package Information



Top View  
[顶视图]

Bottom View  
[背视图]



Side View  
[侧视图]

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	8°	12°	8°	12°