

N-Channel Enhancement Mode Power MOSFET

Description

The HM25N08D uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 80V, I_D = 25A$
- $R_{DS(ON)} < 16m\Omega @ V_{GS}=10V$ (Typ:13m Ω)
- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application


- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

100% UIS TESTED!

100% ΔV_{ds} TESTED!



Schematic diagram



Marking and pin assignment

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM25N08D	HM25N08D	DFN5X6-8L			

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	80	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	25	A
Drain Current-Continuous($T_c=100^\circ C$)	$I_D (100^\circ C)$	18	A
Pulsed Drain Current	I_{DM}	75	A
Maximum Power Dissipation	P_D	110	W
Derating factor		0.73	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	E_{AS}	450	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	1.36	$^\circ C/W$
--	-----------------	------	--------------

Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	80	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=80\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	1.2	1.7	2.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=20\text{A}$	-	13	16	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=10\text{V}, \text{I}_D=20\text{A}$	28	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=25\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$	-	2350	-	PF
Output Capacitance	C_{oss}		-	337	-	PF
Reverse Transfer Capacitance	C_{rss}		-	165	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$\text{V}_{\text{DD}}=40\text{V}, \text{I}_D=2\text{A}, \text{R}_L=2\Omega$ $\text{V}_{\text{GS}}=10\text{V}, \text{R}_G=3\Omega$	-	12	-	nS
Turn-on Rise Time	t_r		-	9	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	20	-	nS
Turn-Off Fall Time	t_f		-	18	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=40\text{V}, \text{I}_D=20\text{A},$ $\text{V}_{\text{GS}}=10\text{V}$	-	55	-	nC
Gate-Source Charge	Q_{gs}		-	13	-	nC
Gate-Drain Charge	Q_{gd}		-	16	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_s=20\text{A}$	-	-	1.2	V
Diode Forward Current (Note 2)	I_s		-	-	25	A
Reverse Recovery Time	t_{rr}	$\text{TJ} = 25^\circ\text{C}, \text{IF} = 20\text{A}$ $d\text{i}/dt = 100\text{A}/\mu\text{s}$ (Note 3)	-	21		nS
Reverse Recovery Charge	Q_{rr}		-	65		nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $\text{Tj}=25^\circ\text{C}, \text{V}_{\text{DD}}=40\text{V}, \text{V}_{\text{G}}=10\text{V}, \text{L}=0.5\text{mH}, \text{R}_G=25\Omega$

Test Circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 $R_{DS(on)}$ - Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Drain Current vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 Power vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

DFN5X6-8L Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	8°	12°	8°	12°