

N-Channel Enhancement Mode Power MOSFET

DESCRIPTION

The HM24N20A uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

GENERAL FEATURES

- $V_{DS} = 200V, I_D = 24A$
- $R_{DS(ON)} < 80m\Omega @ V_{GS}=10V$ (Typ:62m Ω)


- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application


- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply

100% UIS TESTED!

100% ΔV_{ds} TESTED!



Schematic diagram



Marking and pin Assignment



TO-220-3L top view

Package Marking And Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM24N20A	HM24N20A	TO-220	-	-	-

Absolute Maximum Ratings (TC=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	200	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	24	A
Drain Current-Continuous($T_c=100^\circ C$)	$I_D(100^\circ C)$	17	A
Pulsed Drain Current	I_{DM}	100	A
Maximum Power Dissipation	P_D	150	W
Single pulse avalanche energy (Note 5)	E_{AS}	250	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	°C

Thermal Characteristic

Thermal Resistance,Junction-to-Case(Note 2)	R _{θJC}	1	°C/W
---	------------------	---	------

Electrical Characteristics (TC=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	200	220	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =200V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	1.0	1.5	2.0	V
Drain-Source On-State Resistance	R _{DSON}	V _{GS} =10V, I _D =15A	-	62	80	mΩ
Forward Transconductance	g _{FS}	V _{DS} =50V,I _D =15A	30	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =25V,V _{GS} =0V, F=1.0MHz	4200	163	75	PF
Output Capacitance	C _{oss}					PF
Reverse Transfer Capacitance	C _{rss}					PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =100V,I _D =15A V _{GS} =10V,R _{GEN} =2.5Ω	- 10 -	10 18 22 5	- - -	nS
Turn-on Rise Time	t _r					nS
Turn-Off Delay Time	t _{d(off)}					nS
Turn-Off Fall Time	t _f					nS
Total Gate Charge	Q _g	V _{DS} =100V,I _D =15A, V _{GS} =10V	60 19 17	- -	nC nC nC	nC
Gate-Source Charge	Q _{gs}					nC
Gate-Drain Charge	Q _{gd}					nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =11A	-	-	1.2	V
Diode Forward Current (Note 2)	I _S	-	-	-	24	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, IF = 15A di/dt = 100A/μs(Note3)	- 90 -	300	- -	nS
Reverse Recovery Charge	Q _{rr}					nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: T_j=25°C, V_{DD}=100V, V_G=10V, L=0.5mH, R_g=25Ω

Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 BV_{dss} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 $V_{GS(th)}$ vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

TO-220-3L PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	4.470	4.670	0.176	0.184
A1	2.520	2.820	0.099	0.111
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
c	0.310	0.530	0.012	0.021
c1	1.170	1.370	0.046	0.054
D	10.010	10.310	0.394	0.406
E	8.500	8.900	0.335	0.350
E1	12.060	12.460	0.475	0.491
e	2.540 TYP		0.100 TYP	
e1	4.980	5.180	0.196	0.204
F	2.590	2.890	0.102	0.114
h	0.000	0.300	0.000	0.012
L	13.400	13.800	0.528	0.543
L1	3.560	3.960	0.140	0.156
Φ	3.735	3.935	0.147	0.155