

GENERAL DESCRIPTION

The HM2309B is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

FEATURES


- $R_{DS(ON)} \leq 188\text{m}\Omega @ V_{GS} = -10\text{V}$
- $R_{DS(ON)} \leq 266\text{m}\Omega @ V_{GS} = -4.5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- Capable doing Cu wire bonding

APPLICATIONS

- Power Management
- Portable Equipment
- Battery Powered System
- Load Switch

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)


Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V



Marking and pin Assignment



SOT-23-3L top view



Schematic diagram

Electrical Characteristics ($T_j = 25^\circ\text{C}$ Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=-250 \mu\text{A}$	-60			V
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250 \mu\text{A}$	-1		-2.5	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			± 100	nA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-60\text{V}, V_{GS}=0\text{V}$			-10	μA
$R_{DS(\text{ON})}$	Drain-Source On-Resistance	$V_{GS}=-10\text{V}, I_D= -1.4\text{A}$			188	$\text{m}\Omega$
		$V_{GS}=-4.5\text{V}, I_D= -1.4\text{A}$			266	
V_{SD}	Diode Forward Voltage	$I_S=-1.2\text{A}, V_{GS}=0\text{V}$			-1.2	V
DYNAMIC						
Q_g	Total Gate Charge	$V_{DS}=-48, V_{GS}=-4.5\text{V}, I_D=-1\text{A}$		6.3		nC
Q_{gs}	Gate-Source Charge			2.3		
Q_{gd}	Gate-Drain Charge			1.8		
R_g	Gate Resistance	$V_{DS}=0\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$		9.8		Ω
$t_{d(on)}$	Turn-On Delay Time	$V_{DS}=-30\text{V}, R_L = 30\Omega$ $R_{GEN}=3.3\Omega, V_{GS}=-10\text{V}$ $I_D=-1\text{A}$		20		ns
t_r	Turn-On Rise Time			33.1		
$t_{d(off)}$	Turn-Off Delay Time			5.2		
t_f	Turn-Off Fall Time			3.8		
C_{iss}	Input Capacitance	$V_{DS}=-25\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$		364		pF
C_{oss}	Output Capacitance			41		
C_{rss}	Reverse Transfer Capacitance			12		

Notes: a. Based on epoxy or solder paste and bond wire Au or Cu 2mil×2(S), Au or Cu 2mil×1 (G) on each die of SOT-23 (SC-59) package.



b. Pulse test; pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$.

c. H&M SEMI reserves the right to improve product design, functions and reliability without notice.


Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



SOT-23-3L PACKAGE INFORMATION



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

NOTES

- All dimensions are in millimeters.
- Tolerance $\pm 0.10\text{mm}$ (4 mil) unless otherwise specified
- Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
- Dimension L is measured in gauge plane.
- Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.