

N-Channel Enhancement Mode Power MOSFET

Description

The HM15N02Q uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- $V_{DS} = 20V, I_D = 15A$
- $R_{DS(ON)} < 10m\Omega @ V_{GS}=10V$ (Typ: 8.0m Ω)


- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application


- Power switching application
- Load switching
- Uninterruptible power supply

100% UIS TESTED!

100% ΔV_{ds} TESTED!



Schematic diagram



Pin Assignment



DFN 3.3x3.3 EP top view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM15N02Q	HM15N02Q	DFN3X3-8L	-	-	-

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	V
Drain Current-Continuous	I_D	15	A
Drain Current-Continuous($T_C=100^\circ C$)	$I_D (100^\circ C)$	10	A
Pulsed Drain Current	I_{DM}	45	A
Maximum Power Dissipation	P_D	40	W
Single pulse avalanche energy ^(Note 5)	E_{AS}	150	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	R_{eJC}	3.8	°C/W
--	-----------	-----	------

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	20	-	-	V
Zero Gate Voltage Drain Current	$\text{I}_{\text{DS}}^{\text{SS}}$	$\text{V}_{\text{DS}}=20\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm 12\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	0.5	0.7	1.2	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=20\text{A}$	-	8	10	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=20\text{A}$	10	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=10\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$		900		PF
Output Capacitance	C_{oss}			162		PF
Reverse Transfer Capacitance	C_{rss}			105		PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{\text{d(on)}}$	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=10\text{V}$ $\text{RL}=0.5\Omega, \text{RGEN}=3\Omega$	-	4.5	-	nS
Turn-on Rise Time	t_r		-	9.2	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	18.7	-	nS
Turn-Off Fall Time	t_f		-	3.3	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=10\text{V}, \text{ID}=20\text{A}$		15		nC
Gate-Source Charge	Q_{gs}			1.8		nC
Gate-Drain Charge	Q_{gd}			2.8		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_S=20\text{A}$	-	-	1.2	V
Diode Forward Current (Note 2)	I_S	-	-	-	15	A
Reverse Recovery Time	t_{rr}	$\text{TJ} = 25^\circ\text{C}, \text{IF} = 20\text{A}$ $\text{di/dt} = 100\text{A}/\mu\text{s}$ (Note 3)	-	18	-	nS
Reverse Recovery Charge	Q_{rr}		-	9.5	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $\text{Tj}=25^\circ\text{C}, \text{V}_{\text{DD}}=10\text{V}, \text{V}_{\text{G}}=10\text{V}, \text{L}=0.5\text{mH}, \text{Rg}=25\Omega$

Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance

DFN3.3X3.3 EP Package Information

符号	单位: mm		
	MIN	MAX	TYP
A	0.75	0.85	0.8
B	0.25	0.35	0.3
C	0.18	0.22	0.2
D	3.2	3.3	3.25
E	3.2	3.3	3.25
F	2.2	2.5	2.35
G	1.8	2.0	1.9
H	0.3	0.4	0.35
I	0.15	0.25	0.2
J	0.4	0.5	0.45
K	0.6	0.7	0.65
L	1.38	1.58	1.48
M	1.8	2.1	1.95
N	0.15*45°		
O	0.4	0.5	0.45

