

## N-Channel Enhancement Mode Power MOSFET

### DESCRIPTION

The HMFGPGEÖ uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

### GENERAL FEATURES


- $V_{DS} = 200V, I_D = FGA$   
 $R_{DS(ON)} < 80m\Omega @ V_{GS} = 10V$  (Typ: 63m $\Omega$ )
- High density cell design for ultra low  $R_{dson}$
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

### Application


- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply

**100% UIS TESTED!**

**100%  $\Delta V_{ds}$  TESTED!**



Schematic diagram



Marking and pin assignment

### Package Marking And Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HMFGPGEÖ	HMFGPGEÖ	ÖÖÍ ÝÍ Ě Š	-	-	-

### Absolute Maximum Ratings (TC=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	200	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	F2	A
Drain Current-Continuous( $T_C = 100^\circ C$ )	$I_D(100^\circ C)$	8	A
Pulsed Drain Current	$I_{DM}$	36	A
Maximum Power Dissipation	$P_D$	150	W
Single pulse avalanche energy (Note 5)	$E_{AS}$	250	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

### Thermal Characteristic

Thermal Resistance, Junction-to-Case(Note 2)	$R_{\theta JC}$	1	$^{\circ}\text{C}/\text{W}$
--	-----------------	---	-----------------------------

### Electrical Characteristics (TC=25 $^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	200	220	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=200V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2.5	3.2	4	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=15A$	-	63	80	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=50V, I_D=15A$	30	-	-	S
<b>Dynamic Characteristics (Note4)</b>						
Input Capacitance	$C_{iss}$	$V_{DS}=25V, V_{GS}=0V,$ $F=1.0\text{MHz}$		4200		PF
Output Capacitance	$C_{oss}$			163		PF
Reverse Transfer Capacitance	$C_{rss}$			75		PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=100V, I_D=15A$ $V_{GS}=10V, R_{GEN}=2.5\Omega$	-	10	-	nS
Turn-on Rise Time	$t_r$		-	18	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	22	-	nS
Turn-Off Fall Time	$t_f$		-	5	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=100V, I_D=15A,$ $V_{GS}=10V$		60		nC
Gate-Source Charge	$Q_{gs}$			19		nC
Gate-Drain Charge	$Q_{gd}$			17		nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	$V_{SD}$	$V_{GS}=0V, I_S=11A$	-	-	1.2	V
Diode Forward Current (Note 2)	$I_S$	-	-	-	12	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^{\circ}\text{C}, I_F = 15A$ $di/dt = 100A/\mu s(\text{Note3})$	-	90	-	nS
Reverse Recovery Charge	$Q_{rr}$		-	300	-	nC
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

### Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_J=25^{\circ}\text{C}, V_{DD}=100V, V_G=10V, L=0.5\text{mH}, R_g=25\Omega$

## Test circuit


### 1) $E_{AS}$ test Circuits



### 2) Gate charge test Circuit:



### 3) Switch Time Test Circuit:



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3  $R_{DS(on)}$ - Drain Current




Figure 4  $R_{DS(on)}$ -Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9  $BV_{DSS}$  vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10  $V_{GS(th)}$  vs Junction Temperature






Figure 11 Normalized Maximum Transient Thermal Impedance



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	8°	12°	8°	12°