

## N-Channel Enhancement Mode Power MOSFET

### Description


The HM100N20T uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

### General Features


- $V_{DS} = 200V, I_D = 100A$
- $R_{DS(ON)} < 18m\Omega @ V_{GS}=10V$
- High density cell design for ultra low  $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

### Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Schematic diagram



TO-247 top view

**100% UIS TESTED!**  
**100%  $\Delta V_{ds}$  TESTED!**

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
HM100N20T	HM100N20T	TO-247	-		

### Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	200	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	100	A
Drain Current-Continuous( $T_c=100^\circ C$ )	$I_D (100^\circ C)$	70.7	A
Pulsed Drain Current	$I_{DM}$	400	A
Maximum Power Dissipation	$P_D$	400	W
Derating factor		2.67	W/ $^\circ C$
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	1369	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ C$

### Thermal Characteristic

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	0.38	$^\circ C/W$
--	-----------------	------	--------------

**Electrical Characteristics ( $T_C=25^\circ\text{C}$  unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	200	220	-	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=200\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2	3	4	V
Drain-Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=50\text{A}$	-	13.5	18	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=50\text{A}$	50	-	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=50\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	9382	-	PF
Output Capacitance	$C_{\text{oss}}$		-	529	-	PF
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	206	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=100\text{V}, R_{\text{L}}=15\Omega$ $V_{\text{GS}}=10\text{V}, R_{\text{G}}=2.5\Omega$	-	35	-	nS
Turn-on Rise Time	$t_{\text{r}}$		-	30	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	55	-	nS
Turn-Off Fall Time	$t_{\text{f}}$		-	25	-	nS
Total Gate Charge	$Q_{\text{g}}$	$V_{\text{DS}}=100\text{V}, I_{\text{D}}=50\text{A}, V_{\text{GS}}=10\text{V}$	-	150.9	-	nC
Gate-Source Charge	$Q_{\text{gs}}$		-	36.8	-	nC
Gate-Drain Charge	$Q_{\text{gd}}$		-	52.5	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=50\text{A}$	-		1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$I_{\text{S}}$		-	-	100	A
Reverse Recovery Time	$t_{\text{rr}}$	$T_{\text{J}} = 25^\circ\text{C}, I_{\text{F}} = 50\text{A}$ $dI/dt = 100\text{A}/\mu\text{s}$ <sup>(Note 3)</sup>	-	52	-	nS
Reverse Recovery Charge	$Q_{\text{rr}}$		-	80	-	nC
Forward Turn-On Time	$t_{\text{ton}}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. E<sub>AS</sub> condition:  $V_{\text{DD}}=50\text{V}, V_{\text{G}}=10\text{V}, L=0.5\text{mH}, R_{\text{g}}=25\Omega$

### Test Circuit


#### 1) E<sub>AS</sub> test Circuits



#### 2) Gate charge test Circuit



#### 3) Switch Time Test Circuit



### Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 Current De-rating





Figure 11 Normalized Maximum Transient Thermal Impedance

### TO-247 Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.850	5.150	0.191	0.200
A1	2.200	2.600	0.087	0.102
b	1.000	1.400	0.039	0.055
b1	2.800	3.200	0.110	0.126
b2	1.800	2.200	0.071	0.087
c	0.500	0.700	0.020	0.028
c1	1.900	2.100	0.075	0.083
D	15.450	15.750	0.608	0.620
E1	3.500 REF		0.138 REF	
E2	3.600 REF		0.142 REF	
L	40.900	41.300	1.610	1.626
L1	24.800	25.100	0.976	0.988
L2	20.300	20.600	0.799	0.811
Φ	7.100	7.300	0.280	0.287
e	5.450 TYP		0.215 TYP	
H	5.980 REF		0.235 REF	